

## CLAIMS

1. A heterojunction field effect type semiconductor device, comprising:

5                   a GaAs substrate;  
                  a channel layer formed over said GaAs substrate;

                  a first semiconductor layer including no aluminum formed over said channel layer;

10                   first and second cap layers of a first conductivity type formed on said first semiconductor layer, said first and second cap layers creating a first recess on said first semiconductor layer;

                  first and second ohmic electrodes formed on  
15 said first and second cap layers, respectively;

                  a second semiconductor layer of a second conductivity type formed on said first semiconductor layer within said first recess, said second semiconductor layer being isolated from said first and second cap layers; and

20                   a gate electrode formed on said second semiconductor layer.

2. The heterojunction field effect type semiconductor device as set forth in claim 1, wherein said channel layer comprises an undoped InGaAs layer.

25                   3. The heterojunction field effect type semiconductor device as set forth in claim 1, wherein said channel layer comprises a GaAs layer of said first conductivity type.

                  4. The heterojunction field effect type semiconductor device as set forth in claim 1, wherein said first  
30 semiconductor layer comprises an undoped GaAs layer.

                  5. The heterojunction field effect type semiconductor device as set forth in claim 1, wherein each of said first and second cap layers comprises a GaAs layer.

6. The heterojunction field effect type semiconductor device as set forth in claim 1, further comprising a wide recess etching stopper layer of said first conductivity type beneath said first and second cap layers.

5 7. The heterojunction field effect type semiconductor device as set forth in claim 6, wherein said wide recess etching stopper layer comprises an AlGaAs layer.

8. The heterojunction field effect type semiconductor device as set forth in claim 6, wherein said wide recess  
10 etching stopper layer comprises an InGaP layer.

9. The heterojunction field effect type semiconductor device as set forth in claim 8, wherein said InGaP layer is in contact with said second semiconductor layer.

10. The heterojunction field effect type semiconductor  
15 device as set forth in claim 1, wherein said second semiconductor layer comprises a GaAs layer.

11. The heterojunction field effect type semiconductor device as set forth in claim 1, wherein said second semiconductor layer comprises an AlGaAs layer.

20 12. The heterojunction field effect type semiconductor device as set forth in claim 1, wherein said second semiconductor layer comprises an InGaP layer.

13. The heterojunction field effect type semiconductor device as set forth in claim 1, wherein said cap layer  
25 comprises:

an  $\text{In}_x\text{Ga}_{1-x}\text{As}$  ( $0 \leq x < 0.5$ ) cap layer; and

an  $\text{In}_{0.5}\text{Ga}_{0.5}\text{As}$  cap layer formed on said

$\text{In}_x\text{Ga}_{1-x}\text{As}$  cap layer,

30 said device further comprising an InGaP wide recess etching stopper layer of said first conductive type beneath said  $\text{In}_x\text{Ga}_{1-x}\text{As}$  cap layer.

14. The heterojunction field effect type semiconductor device as set forth in claim 1, further comprising a third

semiconductor layer interposed between said first semiconductor layer and said first and second cap layers and having a second recess,

5                   said second semiconductor layer passing through the second recess of said third semiconductor layer to reach said first semiconductor layer.

15           15. The heterojunction field effect type semiconductor device as set forth in claim 14, wherein said third semiconductor layer has a thickness of more than 5nm.

10           16. The heterojunction field effect type semiconductor device as set forth in claim 14, wherein said third semiconductor layer comprises:

                  an undoped AlGaAs layer; and

15                   an undoped GaAs layer formed on said undoped AlGaAs layer.

17. The heterojunction field effect type semiconductor device as set forth in claim 16, wherein said first semiconductor layer is of said first conductivity type.

20           18. The heterojunction field effect type semiconductor device as set forth in claim 14, wherein said third semiconductor layer comprises:

                  an AlGaAs layer of said first conductivity type; and

25                   an undoped GaAs layer formed on said undoped AlGaAs layer.

19. A method for manufacturing a heterojunction field effect type semiconductor device, comprising:

30                   growing at least a channel layer, a first semiconductor layer including no aluminum, a wide recess etching stopper layer of a first conductivity type, and a cap layer of said first conductivity type over a GaAs substrate by a first epitaxial growth process;

                  selectively removing said cap layer by using

said wide recess etching stopper layer as a stopper to create a first recess within said cap layer;

depositing an insulating layer on the entire surface after said first recess is created;

5 perforating said insulating layer to expose said first semiconductor layer;

growing a second semiconductor layer of a second conductivity type by a second epitaxial growth process, so that said second semiconductor layer is buried in said first  
10 recess and contacts said first semiconductor layer;

forming a gate electrode on said second semiconductor layer; and

forming ohmic electrodes on said cap layer.

20. The method as set forth in claim 19, wherein said  
15 channel layer comprises an undoped InGaAs layer.

21. The method as set forth in claim 19, wherein said channel layer comprises a GaAs layer of said first conductivity type.

22. The method as set forth in claim 19, wherein said  
20 first semiconductor layer comprises an undoped GaAs layer.

23. The method as set forth in claim 19, wherein said cap layer comprises a GaAs layer.

24. The method as set forth in claim 19, wherein said wide recess etching stopper layer comprises an AlGaAs layer.

25 25. The method as set forth in claim 19, wherein said wide recess etching stopper layer comprises an InGaP layer.

26. The method as set forth in claim 19, further comprising partly removing said wide recess etching stopper layer in self-alignment with said cap layer after said first  
30 recess is created.

27. The method as set forth in claim 19, wherein said second semiconductor layer comprises a GaAs layer.

28. The method as set forth in claim 19, wherein said

second semiconductor layer comprises an AlGaAs layer.

29. The method as set forth in claim 19, wherein said second semiconductor layer comprises an InGaP layer.

30. The method as set forth in claim 19, wherein said  
5 cap layer comprises:

an  $\text{In}_x\text{Ga}_{1-x}\text{As}$  ( $0 \leq x < 0.5$ ) cap layer; and

an  $\text{In}_{0.5}\text{Ga}_{0.5}\text{As}$  cap layer formed on said

$\text{In}_x\text{Ga}_{1-x}\text{As}$  cap layer,

10 said device further comprising an InGaP wide recess etching stopper layer of said first conductive type beneath said  $\text{In}_x\text{Ga}_{1-x}\text{As}$  cap layer.

31. The method as set forth in claim 19, further comprising growing a third semiconductor layer interposed between said first semiconductor layer and said cap layer by  
15 said first epitaxial growth,

said insulating layer perforating comprising perforating said third semiconductor layer to create a second recess,

20 said second semiconductor layer passing through the second recess of said third semiconductor layer to reach said first semiconductor layer.

32. The method as set forth in claim 31, wherein said third semiconductor layer has a thickness of more than 5nm.

33. The method as set forth in claim 31, wherein said  
25 third semiconductor layer comprises:

an undoped AlGaAs layer; and

an undoped GaAs layer formed on said undoped AlGaAs layer.

34. The method as set forth in claim 33, wherein said  
30 first semiconductor layer is of said first conductivity type.

35. The method as set forth in claim 31, wherein said third semiconductor layer comprises:

an AlGaAs layer of said first conductivity

type; and

an undoped GaAs layer formed on said undoped AlGaAs layer.